I. INTRODUCTION
Real-time discharge control and post-experiment data analysis in magnetic fusion devices require accurate measurements of the magnetic field just outside the plasma boundary. Inductive pickup loops172 remain the primary choice for magnetic diagnostics in future tokamaks such as ITER,3?4 because of their simplicity and durability. However, voltage signals from these loops need integration in order to obtain the value of the magnetic field. Active analog integrators are adequate for present pulse lengths of 101 to 102 s, but anticipated pulse lengths of 104 to 105 s in future devices represent a challenge.
Analog integrators are limited primarily by variations in the input offset voltage which may occur during the pulse. The output voltage Vo of an inductive loop is integrated to recover the magnetic flux which links the loop, CD = JVgdt. A spurious offset added to Vo leads to a linear drift at the integrator output, which can become large when integrated over a long pulse. Magnetic fluxes CD on the order of 0.3 Vs must be measured in ITER,4 based on a typical poloidal field B of 1 T and a local magnetic field probe with a turns-area product (NA) of 0.3 m2. Accuracy of 2% (6 mVs) over a pulse length of 104 s would require that the input offset of an analog integrator remain constant to within 0.6 pV during that time, a stringent requirement.
Correction of an offset which varies with time requires that it be measured during the pulse. One proposed scheme5 alternates between two analog integrators, measuring the output drift in one while integrating the input signal with the other; a digital signal processor applies the measured drift correction and joins the two channels into a single output stream. We describe here a mostly digital integrator which provides essentially continuous correction of such offsets, and should be capable of accurate integration for very long pulse lengths. A prototype model6 has been tested on the DIII-D tokamak.7
II. METHOD
The digital-analog integrator utilizes a passive RC integrator followed by an amplifier, analog-to-digital convertor (ADC) and real-time digital signal processor (DSP), as shown in Fig. 1 . The RC time constant is long compared to the ADC sampling interval At, but short compared to the pulse length. The output voltage Vi of the RC network is given by RCVl = j(Vo--VI)dt. Using samples Vi of the RC integrator's output voltage Vi, the real-time processor calculates the integral of the input voltage Vo, which equals the magnetic flux 0 through the pickup loop:
where At is the sampling interval of the ADC. Here Vi is understood to represent the voltage at the amplifier input, so the amplifier gain G does not appear explicitly in Eq. (1). The passive RC integrator provides accurate integration of transients which are too rapid for the ADC sampling rate. For transients with a time scale shorter than the RC time, the RC integral [second term on the right-hand side of Eq. (l)] initially contains most of the integrated value. The digital integral (first term on the right-hand side) can be thought of as a correction for the slow decay of the passive integrator. On the other hand, for slowly varying signals the digital integral dominates and the RC term becomes negligible.
The gain G is chosen to match the signal to the dynamic range of the ADC.
The flux may change by its full value amax on a time scale shorter than RC, for example in a disruption. The gain must be small enough to allow this without exceeding the voltage range Vmax of the ADC: Qmax (GRC) < Vmax. In practice, a second, high-gain channel is also included in order to improve the resolution of low signal amplitudes which occur during near steady conditions. The appropriate branch is chosen by the DSP for processing. Continuous measurement of the time-dependent baseline offset voltage is obtained by switching the amplifier input between the output of the RC integrator and a dummy load with resistance R on alternate samples, as shown in Fig. 1 . This correction is applied in real time, and the Vi terms in Eq. (1) become (Vi -Ui), where Vi represent samples from the loop with RC integrator, and Ui represent baseline samples from the dummy load. The switch used for alternating signal and baseline samples may also introduce an offset, which cannot be measured by the same technique but must be measured before the beginning of the pulse and subtracted. In this case the Vi terms in Eq. A small amount of noise superimposed on the signal is crucial to accurate integration, and must be added artificially if necessary. In the absence of noise, the finite voltage resolution of the ADC could lead to systematic errors. For example, large errors could occur when the magnetic flux to be measured changes steadily but at a rate so slow that the ADC input voltage is smaller than one count of the digital circuit, since the integrated output would remain unchanged. However, the addition of a few counts worth of random noise yields a measurable distribution of voltage samples with the appropriate fractional-count mean value, giving an effective sensitivity better than one count when averaged over many samples. Furthermore, the addition of noise allows the sample errors to be considered as random rather than systematic. 
Ill. EXPERIMENTAL TESTS
A prototype integrator has been built and tested during DIII-D operation. The signal from a passive filter with RC = 0.01 s is fed to low and high gain amplifiers, with typical gains of 1 and 10. Data are acquired from both channels with a typical sampling rate of 10 kHz (5 kHz each for the signal and baseline samples), using a 16-bit ADC with a voltage resolution at G=l of 305 pV. The 5 kHz switching rate requires the use of an analog switch rather than a relay for the alternation of signal and baseline samples. Signal processing is performed by a Texas Instruments DSP module, and an IBM-compatible PC is used for interfacing to the DSP module, application development, and data archival. This system allows both data processing in real time and post-acquisition analysis of archived data, for testing and comparing algorithms. The hardware configuration and some of the signal processing algorithms are discussed in more detail in Reference 6.
The problem of time-varying drift, and its alleviation by continuous baseline sampling, are illustrated in Fig. 2 . In this bench test the high-gain channel (G=10) was used to integrate a zero input signal. The integrated signal without baseline correction [ Fig. 2(b) ] is initially zero, but after 400 s of integration begins to drift downward, apparently due to a change in offset voltage. This drift grows to an error of 10 mVs by the end of the 1200 s integration time. This error could not be corrected in a conventional analog integrator, which would have an output similar to Fig. 2(b) . However, here the digitally integrated baseline signal [ Fig. 2(a) ] tracks the offset change well, and the baseline-corrected integral [ Fig. 2(c) ] has an error of less than 1 mVs. The drift error becomes somewhat larger during DIII-D operational tests, typically reaching 5 to 10 mVs during a 1200 s pulse.6 This is most likely a consequence of greater noise pickup in the tokamak operating environment (see Section I11 below). However, this error is still only a few percent of the anticipated signal for ITER, as would be required for an ITER pulse of similar length.
The accuracy of the digital integral during a tokamak pulse is shown in Fig. 3 . The time history of the plasma current and neutral beam heating power are shown in Fig. 3(a) , and the raw data for the integrator in Fig. 3(b) . The raw signal includes a significant noise component, about 5 mV during the tokamak pulse.
Nevertheless a very accurate integral is obtained, as shown in Fig. 3(c) , where the digital integral is compared with the output of an analog integrator connected to a similar poloidal field probe. Throughout most of the pulse, the two agree to within 1%. A slightly greater disagreement near plasma initiation may be the result of slightly different poloidal locations for the two probes which are being compared. 
ERROR ANALYSIS
The discrete nature of the digital integration introduces statistical uncertainties which are absent in an analog integrator. Furthermore, in an analog integrator, high frequency noise integrates to a low amplitude, but in a digital integrator the finite sampling rate aliases some of the noise spectrum to low frequencies where it has a larger impact on the integral. The uncertainty in the integrated value is dominated by the cumulative error in the summation term of Eq. (l), which in turn is assumed to be dominated by the noise component of the signal rather than the voltage resolution of the ADC. If the voltage samples are statistically independent with a standard deviation 6V (due to noise, for example) then the uncertainty in the summation term is where N is the total number of samples each of the signal and baseline, At is the sampling interval, and T=NAt is the integration time. The factor of 2 results from summing uncertainties in the signal and baseline values. Even with continuous measurement of the baseline offset the uncertainty in the measured integral increases with time, but only as T1/2.
The experimentally observed integration error is consistent with Eq. (2). For the case shown in Fig. 3 , the predicted error is 0.15 mVs at the end of the tokamak pulse, which is consistent with the observed difference between the digital and analog integrals. The effect of noise, pulse length, and sampling rate is shown in Fig. 4 . Here the integrator was operated with an unusually low sampling rate of 1 kHz, and a still lower rate was simulated in post-acquisition analysis. The noise level was also unusually large. Ideally, the integral is expected to remain at zero following the tokamak pulse seen early in the time history. The actual integral is compared with the uncertainty predicted by Eq. (2), using the measured rms noise amplitude 6V = 10 mV. It is clear that the error is larger for the lower sampling rate, increases with time, and in both cases remains within the expected uncertainty. 
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. . Equation (2) imposes an upper limit on the pulse length, given that the noise amplitude 6V must not be reduced to zero as discussed in Section 11. The high gain channel with G=G1G2 is used for most of the voltage samples, but the lower gain G1 determines the maximum flux a m a x = Vmax RUG1 which can be reliably integrated within the voltage range Vma, of the ADC, as discussed in Section I. If the tolerance for error is 6@,/@m, I E, then Eq. (2) leads to
where 6Vc is the noise amplitude at the ADC input, equivalent to 6V = 6Vc/G1G2 at the high-gain amplifier input.
The pulse length can be maximized by reducing the noise amplitude 6Vc to a small (but non-zero) value and raising the gain G2, in order to increase the signalto-noise ratio. The pulse length can also be maximized by sampling at a faster rate or increasing RC, but there are practical limitations to At, and RC is constrained by the maximum flux @max which is to be measured. With the parameters of the DIII-D prototype and a minimum noise amplitude equal to one digitizer count (6Vc/Vm,,=2-15), a tolerance E = 2% gives an absolute upper limit on the pulse length of T I 107 s. A more realistic amplitude of 10 digitizer counts, still only about 0.3 mV at the high-gain amplifier input, yields T I 105 s, while typical noise amplitudes in the present DIII-D tests of 3 mV yield T I 103 s. Because of the strong (6Vc)-2 dependence, significant improvements in the performance of the digital integrator can clearly be realized from noise reduction, either through filtering or by reducing the ambient electromagnetic noise.
An additional uncertainty is introduced by subtraction of the initial measurement of the offset voltage Vs due to the switch. This offset is obtained by averaging over Ns samples before the start of the pulse: vs = V -5= C(Vi-Ui)/Ns. The uncertainty in this measurement is 6Vs = (2/NS)1/26V. Because vs is a fixed value to be subtracted from the integral, 6Vs represents a systematic rather than a random error, which leads to an uncertainty in the summation term of Eq.
(1)
where Ts = NsAt is the time interval of this initial measurement. This uncertainty exceeds 6@ in Eq. (2) by a factor of (T/Ts)1/2 and furthermore increases with T rather than T1'2. If the noise amplitude 6V is the same for both measurements then 6QS represents the dominant uncertainty. However, if 6V results from environmental noise associated with tokamak operation, then it may be possible to reduce &DS with a high-gain, low-noise measurement before the tokamak pulse.
IV. DISCUSSION
The digital-analog integrator described here is in principle capable of operation for very long pulse durations. Although the duration cannot be extended indefinitely, the integration error accumulates only as the square root of the pulse length.
Preliminary operational tests on the DIII-D tokamak have demonstrated the feasibility of the approach, with very good agreement between digital and analog integration of DIII-D tokamak data. Continuous baseline correction is shown to reduce the output signal drift by at least an order of magnitude compared to what would be seen in a conventional integrator having only an initial baseline correction. In bench tests, the drift error of 1 mVs at the end of a 1200 s integration period was well within the required accuracy for an ITER pulse of similar duration, while in the noisier environment of tokamak operation the error was somewhat larger.
The noise component of the input signal is an important factor in the accuracy of the digital integral. A small amount of noise is needed to improve the voltage resolution for small signals, but as the noise increases further the accuracy becomes poorer. Experimental tests show that the accuracy of integration has the predicted dependence on the noise amplitude and sampling rate, supporting the expectation that control of the noise will lead to improvements in accuracy.
